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(57) ABSTRACT 
The present disclosure relates to an avalanche photodiode 
having edge breakdown suppression. The photodiode com-
prises a p contact and an n contact, as well as a plurality of 
device layers disposed between the p contact and the n 
contact. The device layers include, in order from the p 
contact to the n contact, a primary well, a decoupler layer, 
a multiplication layer, a charge sheet, an absorption layer, 
and a substrate. The layers are constructed so as to have 
particular volumes of charge which affects the order in 
which they deplete. With the preferred order of depletion, 
the multiplication layer will deplete before the decoupler 
layer and the decoupler layer will deplete before the charge 
sheet when a negative bias is applied to the avalanche 
photodiode. This results in a joint opening effect within the 
avalanche photodiode which effectively suppresses edge 
breakdown. 
16 Claims, 10 Drawing Sheets 
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AVALANCHE PHOTODIODE HAVING EDGE 
BREAKDOWN SUPPRESSION 
CLAIM OF PRIORITY 
This application claims priority to, and the benefit of the 
filing date of, copending U.S. provisional application 
entitled, "Joint Opening Effect Avalanche Photodiode," hav-
ing Ser. No. 60/129,474, filed Apr. 15, 1999, which is 
entirely incorporated herein by reference. 
FIELD OF THE INVENTION 
5 
2 
-continued 
[Equation 2] 
These equations show that the generation rate due to impact 
ionization is also exponentially dependent on the flux of the 
carriers entering the high field regions in [1] and [2], where 
---;. ---;. ---;. 
10 J n and JP are the electron and hole current densities, E is 
The present disclosure relates to an avalanche photodiode 
having edge breakdown suppression. More particularly, the 15 disclosure relates to an avalanche photodiode which is 
configured so as to undergo a predetermined sequence of 
depletion which suppresses edge breakdown. 
the electric field, and E * is the electric field in the direction 
of the current density. The variables ~m ~P' an=, aP =, Encrit, 
and EPcnt are experimentally determined parameters that 
characterize the ionization coefficients. 
In order to improve device reliability and reduce leakage 
currents, avalanche photodiodes must be designed so the 
impact ionization in the center region of the avalanche 
photodiode dominates the breakdown process. Currently, 
there are three primary techniques used for suppressing edge BACKGROUND OF THE INVENTION 
The internal gain provided by avalanche photodiodes 
(APDs) allows for the reduction or elimination of more 
noisy external amplifiers in optical detection systems. For 
this reason, avalanche photodiodes are attractive for use in 
detection applications that require optical gain. Such appli-
cations include, for instance, use in telecommunications 
networks, range finders, biomedical imagers, and scintilla-
tion detectors. 
As is known in the art, planar avalanche photodiodes 
typically are easier to passivate than mesa avalanche pho-
todiodes in that planar avalanche photodiodes do not need to 
be etched during the manufacturing process as do mesa 
avalanche photodiodes. This translates into improved reli-
ability for planar avalanche photodiodes. For this reason, it 
20 breakdown in planar avalanche photodiodes. The first tech-
nique relies on altering the geometry at the edge of the well 
structure in such a way as to reduce the electric field strength 
in that region. Examples of this technique include the use of 
doubly diffused wells, pre-etched wells, and guard rings. Of 
25 these three examples, by far the most common approach is 
the use of guard rings. As known in the art, guard rings are 
rings of material having a different dopant level which are 
formed around the periphery of the avalanche photodiode. 
When a guard ring is correctly formed, its presence changes 
30 the electric field profile of the avalanche photodiode to 
suppress edge breakdown. Unfortunately, the desired elec-
tric field profile is often difficult to obtain in that guard ring 
designs are sensitive to the depth of implantation and the 
dose of the implant. In terms of implantation depth, if the 
35 implant is too deep, tunneling will occur in the absorption 
layer. If, on the other hand, the implant is too shallow, then 
edge breakdown will occur. Similarly, incorrect dopant 
levels can prevent the guard ring from effectively suppress-
is generally regarded as desirable to use planar avalanche 
photodiodes whenever possible. Despite their advantages 
over mesa avalanche photodiodes, planar avalanche photo-
diodes often suffer from edge breakdown. Edge breakdown 
refers to the phenomenon in which the carrier generation 40 
rate at the edge of the avalanche photodiode is substantially 
larger that that of the center region of the avalanche photo-
diode. This phenomenon is graphically illustrated in FIG. 1 
which shows the carrier generation rate over a radial section 
ing edge breakdown. 
The second known edge suppression technique relies on 
redistribution of the equipotential regions near the well 
edge. Single and double floating guard rings are examples of 
this method. Floating guard ring designs typically require at 
least two wells (primary and floating) to achieve center 
of a conventional avalanche photodiode. As indicated in this 
figure, a spike in the graph occurs adjacent the edge of the 
device, indicating an edge breakdown condition. With this 
concentration of carrier generation occurring at the edge of 
the avalanche photodiode, a relatively high current exists in 
45 breakdown. In that the location of breakdown is highly 
dependant upon the lateral position of the floating guard 
ring, edge breakdown may still occur at the edge of the 
primary well if the guard ring is fabricated too close to the 
a relatively small region. This condition suppresses the 50 
amount of gain that can be obtained from the device. In 
addition, this condition further negatively affects device 
reliability, illuminated and dark current-voltage (I-V) 
characteristics, leakage current, noise, and yield. 
primary well. 
The third edge suppression technique confines the highest 
electric field to the center of the well away from the edges 
by introducing a charged disc underneath the well. Two 
tiered charge sheets are representative of this approach. The 
two-tiered charge sheet suppression technique is advanta-
In view of the above, the location of avalanche breakdown 
is of major concern in the design of planar avalanche 
photodiodes. Of paramount importance to avoiding edge 
breakdown (and achieving center breakdown) is the electric 
field distribution within the avalanche photodiode because 
impact ionization has an exponential dependence on electric 
field. The field dependence of the ionization coefficient an,p' 
is given by 
55 geous since it only requires surface processing related to the 
formation of the primary well. However, additional com-
plexities arise in the fabrication of the mesa charge disc. For 
instance, the avalanche photodiode must be removed from 
the growth chamber and then etched to form the mesa. This 
60 makes it a two-growth process which requires realignment 
of the device for the second growth step. As known in the art, 
the interruption of the growth process increases the difficulty 
of obtaining good yield, high reliability, and proper leakage 
[Equation l] current. 
65 Conventional edge breakdown suppression techniques 
can also negatively impact device capacitance. The capaci-
tance in planar avalanche photodiodes is proportional to the 
US 6,359,322 Bl 
3 
width of the well and is inversely proportional to the depth 
4 
FIG. 1 is a graph of the electric field over a radial section 
of a conventional avalanche photodiode. 
FIG. 2 is a partial cross-sectional view of an avalanche 
photodiode constructed in accordance with the principles of 
the present invention. 
FIGS. 3A-3F are schematic representations of the deple-
tion progression and sequence within the avalanche photo-
diode of FIG. 2. 
of the depletion beneath the well. Most edge breakdown 
suppression mechanisms rely on altering the geometry of the 
primary well. This is the case with guard ring and dual 
diffusion designs. Altering the geometry of the well edge 5 
results in increase in the effective area of the well. This, in 
turn, results in higher device capacitance. Although ava-
lanche photodiodes with buried charge sheets do not alter the 
primary well geometry, the primary well must be wider than 
the width of the buried charge sheets. This increases the well 
area needed for a given active region width and subse-
quently also increases the device capacitance. 
10 FIG. 4 is a graph of the illuminated and dark current-
voltage (I-V) characteristics of the avalanche photodiode 
shown in FIG. 2. 
In addition to capacitance, conventional edge breakdown 
suppression techniques generally increase the dark current. 
This occurs with the guard ring and buried charge sheet 15 
techniques because these techniques deplete a larger volume 
of the absorption region than is needed for photon detection. 
Since the absorption region is generally made from a mate-
rial with a smaller bandgap than the multiplication region, 
the majority of the dark current comes from the depleted 20 
absorption region. 
From the foregoing, it can be appreciated that it would be 
desirable to have an avalanche photodiode which effectively 
suppresses edge breakdown and which does not suffer from 
the disadvantages highlighted in the foregoing. 
SUMMARY OF THE INVENTION 
25 
FIG. 5 is a graph of the electric field over a partial section 
of the avalanche photodiode shown in FIG. 2 under an 
applied negative bias of 10 V. 
FIG. 6 is a is a graph of the electric field over a partial 
section of the avalanche photodiode shown in FIG. 2 under 
an applied negative bias of 30 V. 
FIG. 7 is a is a graph of the carrier generation rate over 
a partial section of the avalanche photodiode shown in FIG. 
2 under an applied negative bias of 59.3 V (i.e., breakdown). 
FIG. 8 is a is a graph of the impact ionization generation 
rate over a partial section of the avalanche photodiode 
shown in FIG. 2 at 59.3 V with a gain of 29. 
FIG. 9 is a graph of normalized generation profiles for a 
JOE avalanche photodiode at various voltages and gains. 
The present disclosure relates to an avalanche photodiode 
having edge breakdown suppression. The photodiode com-
prises a p contact and an n contact, as well as a plurality of 
device layers disposed between the p contact and the n 
contact. The device layers include, in order from the p 
contact to the n contact, a primary well, a decoupler layer, 
a multiplication layer, a charge sheet, an absorption layer, 
and a substrate. 
FIG. 10 is a is a graph of capacitance versus voltage for 
a JOE avalanche photodiode and a buried layer avalanche 
30 photodiode. 
The layers are constructed so as to have particular vol-
umes of charge which affects the order in which they 
deplete. For instance, the multiplication layer has a volume 
FIG. 11 is a partial cross-sectional view of an avalanche 
photodiode constructed in accordance with the principles of 
the present invention which is optimized for frequency 
response. 
35 FIG. 12 is a full cross-sectional view of an avalanche 
photodiode constructed in accordance with the principles of 
the present invention which includes a channel stop. 
of charge less than that of the decoupler layer, and the 
decoupler layer has a volume of charge less than that of the 40 
charge sheet. With this construction, the multiplication layer 
will deplete before the decoupler layer and the decoupler 
layer will deplete before the charge sheet when a negative 
bias is applied to the avalanche photodiode. This results in 
a joint opening effect within the avalanche photodiode 45 
which effectively suppresses edge breakdown. 
DETAILED DESCRIPTION 
Referring now in more detail to the drawings, in which 
like numerals indicate corresponding parts throughout the 
several views, FIG. 2 illustrates a cross-section of an ava-
lanche photodiode 10 constructed in accordance with the 
principles of the present invention. More particularly, shown 
is a radial cross-section of the avalanche photodiode from 
the axial center 12 of the device to the peripheral edge 14 of 
The present disclosure further relates to a method for 
suppressing edge breakdown in an avalanche photodiode 
which comprises applying a negative bias to the avalanche 
photodiode at its p contact, increasing the bias such that a 
multiplication layer of the avalanche photodiode is first 
depleted, further increasing the bias such that a decoupler 
layer of the avalanche photodiode is depleted, and further 
increasing the bias such that a center region of a charge sheet 
of the avalanche photodiode is depleted. This sequence of 
depletion creates a joint opening effect which suppresses 
edge breakdown. 
The features and advantages of the invention will become 
apparent upon reading the following specification, when 
taken in conjunction with the accompanying drawings. 
BRIEF DESCRIPTION OF THE DRAWINGS 
the device. Accordingly, the avalanche photodiode 10 is 
generally cylindrical in shape. Despite this configuration, 
50 persons having ordinary skill in the art will appreciate that 
alternative geometric configurations are possible and may 
even be preferable in particular applications. 
As indicated in FIG. 2, the avalanche photodiode 10 
generally comprises a p contact 16, an n contact 18, and a 
55 plurality of device layers 20 which are disposed in a pre-
determined sequence between the p and n contacts 16 and 
18. In particular, the various layers 20 of the device 
comprise, in order from the p contact 16 to the n contact 18, 
a primary well 22, a separator layer 24, a decoupler layer 26, 
60 a multiplication layer 28, a charge sheet 30, a graded layer 
32, an absorption layer 34, a buffer layer 36, and a substrate 
38. Where the avalanche photodiode 10 is generally cylin-
drical in shape, each of these layers 20 is substantially 
circular in cross-section. The invention can be better understood with reference to 
the following drawings. The components in the drawings are 65 
not necessarily to scale, emphasis instead being placed upon 
clearly illustrating the principles of the present invention. 
In a preferred arrangement, the avalanche photodiode 10 
is formed as an InGaAs-InPphotodiode. In this case, each of 
the primary well 22, separator layer 24, decoupler layer 26, 
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multiplication layer 28, charge sheet 30, graded layer 32, 
buffer layer 36, and substrate 38 comprise indium phosphide 
(InP), while the absorption layer 34 comprises indium 
gallium arsenide (InGaAs). The graded layer 32 is formed 
by any of the methods consistent with the art for grading in 
from InP to InGaAs. The relative doping levels and thick-
nesses of the various layers has a critical impact on the 
performance received from the photodiode 10. In terms of 
doping, the primary well 22 is highly p-type, the separator 
layer 24 is lightly p-type, the decoupler layer 26 is highly 
p-type, the multiplication layer 28 is lightly n-type or p-type, 
the charge sheet 30 is highly n-type, the graded layer 32 is 
lightly n-type, the absorption layer 34 is lightly n-type, the 
buffer layer 36 is lightly n-type, and the substrate 38 is 
highly n-type. Depending on the material system chosen, the 
n-type and p-type regions can be reversed such that the 
layers previously identified as p-type could be n-type and 
vice versa. By way of example, particularly advantageous 
results can be obtained with an avalanche photodiode having 
the dimensions and dopant concentrations identified in Table 
I. 
TABLE I 
Example Layer Thicknesses and Doping Concentrations 
Layer 
Primary well 
Separator layer 
Decoupler layer 
Multiplication layer 
Charge sheet 
Graded layer 
Absorption layer 
Buffer layer 
Substrate 
Thickness 
1.70 µm 
1.00 µm 
0.12µm 
0.30 µm 
0.12µm 
0.09 µm 
3.30 µm 
0.50 µm 
3.88 µm 
Dopant Concentration 
NA= 5 x 1018 cm-3 
NA= 7 x 1014 cm-3 
NA= 2 x 1017 cm-3 
ND= 7 x 1014 cm-3 
ND ~ 2.9 x 1017 cm-3 
ND = 2 x 1016 cm-3 
ND= 7 x 1014 cm-3 
ND= 7 x 1014 cm-3 
ND = 7 x 1018 cm-3 
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example, by increasing doping concentrations in this same 
sequence. Accordingly then, the multiplication layer 28 can 
have a lower dopant concentration than the decoupler layer 
26, which can have a lower dopant concentration that the 
5 charge sheet 30. It is important to recognize that the dopant 
type in layer 26 is opposite that in layer 30. 
FIGS. 3A-3F are sequential schematic representations 
depicting depletion of the avalanche photodiode 10 shown in 
FIG. 2. These figures identify the progression and sequence 
10 of depletion of the various layers 20 of the photodiode 10 
with cross-hatching as bias is increased. FIG. 3A shows the 
avalanche photodiode 10 before a bias is applied thereto 
such that none of the device layers 20 are depleted. In FIG. 
3B, the photodiode 10 is initially depleted with the appli-
15 cation of a low negative bias to the p contact 16. Because of 
its relatively light doping, the multiplication layer 28 is the 
first layer to deplete as indicated with cross-hatching in FIG. 
3B. As the bias is increased, the decoupler layer 26 (which 
has a volume of charge less than that of the charge sheet 30) 
20 is the next to be depleted as shown in FIG. 3C. Next, the 
lightly doped separator layer 24 is depleted as indicated in 
FIG. 3D. Once the separator layer 24 is depleted, further 
application of negative bias will result in the partial deple-
tion of the charge sheet 30. In particular, a central region of 
25 the charge sheet 30 (which coincides with the radial extent 
of the primary well 22) will be depleted as depicted in FIG. 
3E. The peripheral region (to the right in FIG. 3E of the 
central region) of the charge sheet 30 does not deplete since 
there is no longer any p-type charge directly above this 
30 portion of the charge sheet 30. With the application of yet 
more bias, depletion continues from the central region of the 
charge sheet 30 downwardly through the graded layer 32 and 
the absorption layer 34. 
The depletion progression and sequence described above 
35 results in effective suppression of edge breakdown. To 
exhibit the advantages provided by the joint opening effect, 
a computational study was performed. The study was con-
ducted using an advanced drift-diffusion subset of the semi-
conductor total energy balance in a STEBS-2-D simulator. 
While Table I provides specific parameters for the thick-
ness and dopant concentration of each layer 20 of the 
avalanche photodiode 10, it is to be understood that these 
parameters are provided for purposes of example only. 
Instead, it is the relative volume of charge of each layer 20 
that is of importance. As is known in the art, the charge 
volume of each layer 20 is directly proportional to the 
layer's thickness and the degree to which it has been doped. 
Accordingly, the thicker the layer and/or the greater the 45 
doping, the greater the charge volume that will be obtained. 
Further known in the art is that photodiode layers having 
lesser volumes of charge will deplete prior to those having 
greater volumes of charge. Because of this fact, the sequence 
40 This simulator provides a self-consistent solution to the 
electron and hole continuity equations and the Poisson 
equation. The results of the study, as well as a more detailed 
explanation of the depletion progression and sequence, is 
provided in the following discussion. 
The influence of the applied bias on photocurrent and dark 
current in the basic JOE avalanche photodiode is shown in 
FIG. 4. From this figure, it can be seen that there are three 
distinct modes of operation for this device. When the JOE 
avalanche photodiode is in Mode I, it operates as a p-i-n 
in which a photodiode is depleted can be controlled by 
altering the volumes of charge of the various photodiode 
layers relative to each other. Integral to the success of the 
avalanche photodiode of the present invention is the design 
of the various volumes of charge of each device layer 20 so 
as to control the sequence in which these layers 20 are 
depleted. This sequence can be used to create a joint opening 
effect (JOE) which, as is described below, suppresses edge 
breakdown of the device. 
To obtain the desired sequence of depletion for the 
avalanche photodiode 10, the multiplication layer 28 has a 
lower volume of charge than the decoupler layer 26, which 
has a lower volume of charge than the charge sheet 30. With 
these relative volumes of charge, the avalanche photodiode 
will deplete in the same order. Specifically, the multiplica-
tion layer 28 will deplete before the decoupler layer 26, 
which will deplete before the charge sheet 30. As illustrated 
by Table I, this sequence of depletion can be obtained, for 
50 photodiode, while Mode III corresponds to the classic 
behavior associated with avalanche photodiodes. Mode II is 
a hybrid of Modes I and III. In this mode, the device 
performance corresponds to that of a p-i-n diode with a 
larger depletion region. In addition, it is possible to have 
55 impact ionization while in Mode II. 
To understand why these modes arise as well as to clarify 
how this avalanche photodiode operates, it is instructive to 
start with an unbiased device and examine how it changes as 
the bias is increased. When a bias is applied to the device, 
60 the potential is initially dropped at the junction between the 
p+ decoupler layer 26 and then-type multiplication layer 28. 
The n-type multiplication layer 28 is rapidly depleted until 
the n+ charge sheet 30 is reached. Under these conditions, 
the potential drop is confined to the region between the p+ 
65 and n+ charge sheets. The electric field profile is linear with 
a slope set by the initial dopant type and density within the 
multiplication region in the same manner as is encountered 
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in the intrinsic region of a basic p-i-n photodiode. This is the 
primary electric field buildup and it occurs uniformly 
throughout this region. At this point, the device operates in 
Mode I and the magnitude of the electric field within the 
device is shown in FIG. 5 with 10-V applied bias. 
8 
establishing the electric field needed to accelerate the pho-
togenerated carriers. Since the charge sheet 30 and the 
graded layer 32 must be opened and the selective opening of 
the graded layer 32 is dependent on the opening of the 
5 charge sheet 30, the device is said to have undergone a "joint 
opening effect" in order to reach the proper operating 
conditions. The resulting electric field magnitude is shown 
in FIG. 7. This figure reveals the formation of an electric 
field in the absorption layer 34 directly below the primary 
The primary electric field continues to grow as the bias is 
increased. During this time, the central region of the n+ 
charge sheet 30 is further depleted. This continues until the 
central region of the charge sheet 30 is completely depleted. 
This marks the beginning of Mode II operation as shown in 
FIG. 4. As the lightly doped p-type separator layer 24 is 
depleted, the primary well 22 is exposed, thereby altering 
the field growth in the device and defining the active (center) 
region therein. The variation in the electric field profile 
laterally along the x axis of the device is a direct result of the 15 
non-uniform distribution of charge in the top layer, which is 
produced by the diffusion or implantation of the p+ well. The 
electric field growth along the y axis of the device can be 
separated into two distinct sections labeled A and Bin FIG. 
10 well 22. This electric field enhances the collection rate of the 
photogenerated carriers. 
Once the device is biased in the avalanche photodiode 
mode, it is important to establish the location of avalanche 
breakdown within the JOE avalanche photodiode 10. 
Knowledge of the electric field or the impact ionization 
coefficients alone is insufficient to determine whether the 
device is center or edge breakdown dominated. This is 
because the generation rate depends on both the ionization 
coefficients and the carrier flux. The generation rate is given 
by: 
[Equation 3] 
where a and J are the electron and hole ionization 
n,p n,p 
2. There is only a small amount of charge in the top layer 20 
within section B of the device. When the potential is 
increased, this charge is rapidly depleted, thus extending the 
distance over which the potential is dropped. This slows the 
growth rate of the electric field in the device perimeter, as is 
indicated in FIG. 6. 25 coefficients and current densities, respectively. Therefore, to 
The field growth around the perimeter (section B) of the 
JOE avalanche photodiode is in direct contrast to the electric 
field buildup in the center of the device (section A) which 
includes the p+ primary well 22. Since the primary well 22 
is heavily doped, there is only minimal depletion into the 
well geometry. This allows for continued rapid field growth 
in the active region, since the potential is dropped over a 
shorter distance than in section B. In this way, the principal 
(within the center of the device) and auxiliary (within the 
perimeter of the device) electric fields are established in the 
multiplication layer 28. The principal and auxiliary electric 
fields within the multiplication layer 28 are clearly illus-
trated in FIG. 6. The transition from principle to auxiliary 
electric field occurs at a lateral distance of approximately 16 
µm. 
In addition to the separation of the principal and auxiliary 
fields, FIG. 6 shows the electric field growth in the top layer 
between the multiplication layer 28 and the primary well 22 
that will serve to accelerate the collection of carriers. Also 
of interest in FIG. 6 is the formation of the field spike at the 
corner of the primary well 22. It is evident that the delayed 
opening of the p+ decoupler layer 26 leads to a diminished 
electric field at the corner of the primary well 22. The spike 
is spatially separated from the active region. The joint 
opening effect also suppresses the electric field at the surface 
in the same manner as the edge electric field. This reduces 
the leakage current at the surface of the device. 
At this point, the device is still not ready to operate in the 
avalanche photodiode mode. An essential component of 
avalanche photodiode designs is the establishment of an 
electric field in the absorption layer 34 large enough to 
accelerate the collection of the photogenerated carriers. In 
addition, this electric field must be kept small enough to 
prevent tunneling from occurring in the absorption layer 34. 
In this device, the p+ charge sheet is opened, exposing a p+ 
well. This condition well can now be used to selectively 
deplete then+ charge sheet 30 and absorption layer 34 as the 
bias is increased. The majority of the n+ charge sheet 
depletion is confined to the section directly below the 
primary well 22. In this way, the well 22 carves an opening 
in the n+ charge sheet 30. Further increase in bias serves to 
extend this opening into the absorption layer 34, while 
determine whether the device is edge or center breakdown 
dominated, it is necessary to examine the impact ionization 
generation rate within the avalanche photodiode 10. The 
impact ionization generation rate is defined as the number of 
30 carriers produced per cm3 per second. This rate is displayed 
in FIG. 8 for the JOE avalanche photodiode 10 with an 
applied biased of 59.3 V. This results in a gain of 29 and is 
chosen to define breakdown. The impact ionization genera-
tion rate of carriers can be used to determine what type of 
35 breakdown has occurred. Center breakdown is defined when 
the majority of the impact ionization induced carrier gen-
eration occurs in the active region. Edge breakdown is the 
case where the majority of the impact ionization occurs 
outside the active region. Integrating the generated charge in 
40 the active region and comparing it to the integrated charge 
outside the active region shows that 99.53% of the impact 
ionization generation occurs within the active region. Thus, 
this design is center breakdown dominated. 
Within a center breakdown dominant avalanche photo-
45 diode under high gain, the impact ionization generation peak 
can occur at the center or close to the edges of the active 
region. While both cases represent center breakdown, the 
case where the generation peak is in the center of the device 
is usually more desirable. This is because fiber optic cables 
50 are often aligned to the spot on the avalanche photodiode 
where the current is maximized. When the peak generation 
is at the center of the avalanche photodiode, the fiber will be 
positioned over the center of the active region. Alternatively, 
when the peak generation occurs near the perimeter of the 
55 active region, the fiber will be positioned away from the 
center, which reduces system performance and leads to 
increased noise. The normalized generation profile for the 
JOE avalanche photodiode 10 is shown in FIG. 9 for varying 
biases and subsequent gains. From inspection of FIG. 9, it is 
60 clear that the peak generation occurs at the center of the 
basic JOE avalanche photodiode 10. In addition, the unifor-
mity of the profile is maintained over a large range of gains. 
As mentioned earlier, the JOE avalanche photodiode 10 
should have lower capacitance at the operating bias when 
65 compared to most other edge breakdown suppression 
mechanisms. To illustrate this point, a buried layer ava-
lanche photodiode was simulated and compared with a JOE 
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avalanche photodiode. Both devices had multiplication 
regions whose radius extends approximately 17 µm. In a 
buried layer avalanche photodiode, the multiplication region 
width is set by the width of the mesa charge sheet buried 
below the primary well. Here the primary well extends 
approximately 2 µm past the edge of the mesa charge sheet 
yielding a radius of approximately 19 µm. The 2 µm 
extension of the primary well is reasonable and is chosen to 
be less than the 4--5 µm extensions which have been reported 
for similar buried layer avalanche photodiodes. By 
comparison, the JOE avalanche photodiode has a primary 
well radius of only approximately 17 µm. The JOE ava-
lanche photodiode has a smaller well radius because the 
multiplication region radius is defined by the radius of the 
primary well in JOE avalanche photodiodes. The current 
versus normalized capacitance is shown in FIG. 10. When 
the two avalanche photodiodes are biased under operating 
conditions (i.e., near breakdown), the JOE avalanche pho-
todiode has a lower capacitance. 
10 
which the edge suppression characteristics described above 
are desired along with maximum frequency response, it may 
be advantageous to reduce the thickness of the avalanche 
photodiode. This can either be accomplished by reducing the 
5 size of one or more layers of the photodiode or by removing 
one or more of its layers. FIG. 11 illustrates an embodiment 
of an avalanche photodiode 100 which is optimized for 
frequency response. As indicated in this figure, the ava-
lanche photodiode 100, like the photodiode 10 shown in 
10 FIG. 2, comprises an axial center 102, a peripheral edge 104, 
a p contact 106, and an n contact 108. In addition, the 
photodiode 100 comprises a plurality of photodiode layers 
110 which are disposed in a predetermined order. In the 
avalanche photodiode 100 shown in FIG. 11, however, no 
15 separator layer is provided. Accordingly, the various layers 
110 of the device comprise, in order from the p contact 106 
to the n contact 108, a primary well 112, a decoupler layer 
114, a multiplication layer 116, a charge sheet 118, a graded 
layer 120, an absorption layer 122, a buffer layer 124, and 
20 a substrate 126. As discussed earlier, the JOE avalanche photodiode 10 of 
the present invention can be biased in three modes of 
operation. At low biases, prior to depletion of the p+ 
decoupler layer 26, the device is in Mode I. In this mode, the 
primary well 22 is not exposed so the capacitance is pro-
portional to the radius of the p+ decoupler layer 26. This 25 
results in a large capacitance at low biases. This is illustrated 
As with the avalanche photodiode 10 shown in FIG. 2, the 
avalanche photodiode 100 of FIG. 11 is preferably formed as 
an InGaAs-InP photodiode in which each of the primary 
well 112, decoupler layer 114, multiplication layer 116, 
charge sheet 118, buffer layer 124, and substrate 126 com-
prise InP, and the absorption layer 122 comprises InGaAs. 
in FIG. 10, where the JOE avalanche photodiode has a 
higher capacitance than the buried layer avalanche photo-
diode. As the bias is increased, the p+ decoupler layer 26 is 
depleted. This marks the onset of Mode II operation. As the 30 
lightly doped p-type region surrounding the primary well 22 
depletes, the capacitance is reduced since the distance 
between the p- and n+ layer is increased. This continues 
until the p-background doping is fully depleted and the 
primary well 22 is totally exposed. At this point, the capaci- 35 
tance levels off and is proportional to the radius of the 
primary well 22. Increasing the bias further results in the 
depletion of the n+ charge sheet 30 and n absorption layer 
34 directly below the primary well 22. At this point, the 
device is operating in Mode III. Given that the capacitance 40 
is inversely proportional to the depth of the depletion below 
the primary well, the capacitance is further reduced in Mode 
III. 
The graded layer 120 is formed by any of the methods 
consistent with the art for grading from InP to InGaAs. 
Furthermore, the relationship of volumes of charge 
described in the foregoing with respect to the avalanche 
photodiode 10 apply equally to the avalanche photodiode 
100 so that the depletion progression and sequence 
described in the foregoing can be achieved to obtain the joint 
opening effect also described above. Therefore, the arrange-
ment shown in FIG. 11 allows for improved frequency 
response while still providing effective edge suppression. 
In another arrangement, the avalanche photodiode can be 
provided with a plurality of channel stops so that an array of 
photodiodes can be formed on a single chip. FIG. 12 
illustrates one example of such an arrangement. In this 
figure, depicted is an avalanche photodiode 200 in full 
cross-section. As is apparent from this figure, the photodiode 
200 is provided with an annular channel stop 202 which is 
used to segregate the photodiode from other components Since the joint opening effect provides for a new family 
of avalanche photodiode designs, it is useful to examine the 
design requirements of the p+ decoupling layer and the 
p-background region. Significant fluctuations in the doping 
level and thickness of the decoupler layer 26 can produce 
variations in the breakdown voltage, gain non-uniformity, 
edge breakdown, and tunneling in the absorption layer 34. 
For the device shown in FIG. 2, edge breakdown suppres-
sion and gain uniformity were maintained without any 
tunneling in the absorption layer 34 when the p+ multipli-
cation layer 28 was varied by ±20%. Over this range of 
doping variations, the breakdown voltage varied by approxi-
mately + 13%. The exact value of the lightly doped p-type 
region surrounding the p+ well 22 is not critical. The 
p-doping in this region should be low enough to ensure that 
this region is fully depleted when biased for the desired gain. 
In addition, there is the issue of interface states at the 
depleted surface. This effect can be minimized by passivat-
ing the surface of the avalanche photodiode. 
45 (e.g., other photodiodes in an array) which may be formed 
within the chip. Such a channel stop 202 typically must be 
diffused deep enough to compensate for the p+ decoupler 
layer 114. This allows for the isolation of individual ava-
lanche photodiodes and prevents the formation of high 
As known in the art, avalanche build-up time can reduce 
the frequency response of the device. This build-up time is, 
in part, a function of the thickness of the device. The thicker 
the device (and its individual layers), the greater the distance 
that the carriers must travel. Therefore, in applications in 
50 electric fields at the sidewalls of each avalanche photodiode. 
The joint opening effect described in the foregoing offers 
simpler implementation than competing methods. With the 
joint opening effect, the photodiode design does not alter the 
well geometry like designs relying on dual diffusion or guard 
55 ring techniques, nor does it rearrange the equipotential 
region around the well edge like floating guard ring designs. 
In addition, this technique does not rely on the inclusion of 
a charged disc smaller than the primary well to establish 
center breakdown dominance like two tiered mesa struc-
60 tures. Accordingly, the joint opening effect represents a new 
methodology for edge breakdown suppression. This tech-
nique temporarily decouples the electric field in the active 
region from the primary well. In this manner, the electric 
field in the active region grows undisturbed by the geometry 
65 of the primary well over a portion of the applied bias. 
In addition, in that the edge breakdown suppression 
mechanism in the basic implementation of the JOE ava-
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of said decoupler layer and said decoupler layer has a dopant 
concentration less than that of said charge sheet. 
lanche photodiode is produced during the growth process 
and consists of growing a charge sheet and setting the 
background dopant type of the top layer, JOE avalanche 
photodiode does not depend on such things as the diffusion 
or implementation of carriers, proper mask alignment, or 
variations in guard ring window sizes. In addition, since the 
formation of an electric field occurs deeper within the device 
away from the surface in the JOE design, the peak electric 
field at the surface is reduced. This is important because high 
electric fields at the semiconductor-insulator interface are a 
source of leakage currents. 
3. The avalanche photodiode of claim 1, further compris-
ing a separator layer disposed between said primary well and 
5 said decoupler layer. 
4. The avalanche photodiode of claim 3, wherein said 
separator layer has a volume of charge that is substantially 
less than that of said primary well. 
5. The avalanche photodiode of claim 1, further compris-
10 ing a graded layer disposed between said charge sheet and 
said absorption layer. 
6. The avalanche photodiode of claim 5, wherein said 
graded layer has a volume of charge that is less than that of 
said charge sheet. 
7. The avalanche photodiode of claim 1, further compris-
15 ing a buffer layer disposed between said absorption layer and 
said substrate. 
Furthermore, the aforementioned capacitance problems 
encountered in the prior art do not occur in the JOE design 
since the primary well size is only determined by the desired 
size of the active area. This leads to reduced capacitances for 
comparable JOE avalanche photodiodes. In addition the well 
area, the distance of the well from the multiplication region 
can be varied. This is not possible with other edge break-
down suppression techniques. Increasing the separation dis-
tance between the primary well and the multiplication region 20 
results in a decrease in the avalanche photodiode's capaci-
tance. This will allow for the fabrication of wide-area 
avalanche photodiode's with less capacitance. 
When used in conjunction with other edge breakdown 
suppression techniques, the joint opening effect can have a 25 
significant affect on avalanche photodiode designs. Well 
depths can be made shallower, thereby reducing the surface 
area of the wall. The primary well can also be ion-implanted. 
Shallower primary wells allow for lower energy implanta-
tion of guard rings, which results in less damage to the 30 
material. Guard rings can also be formed by diffusion 
instead of relying on more expensive implantation pro-
cesses. Moreover, the tolerance constrains associated with 
the customary suppression techniques discussed earlier are 
relaxed when the joint opening effect is included. 35 
While particular embodiments of the invention have been 
disclosed in detail in the foregoing description and drawings 
for purposes of example, it will be understood by those 
skilled in the art that variations and modifications thereof 
8. The avalanche photodiode of claim 7, wherein said 
volume of charge of said buffer layer is substantially equal 
to that of said absorption layer. 
9. The avalanche photodiode of claim 1, wherein said 
avalanche photodiode is an InGaAs-InP photodiode. 
10. The avalanche photodiode of claim 1, further includ-
ing at least one channel stop which segregates said ava-
lanche photodiode. 
11. An avalanche photodiode having edge breakdown 
suppression, comprising: 
a p contact and an n contact; and 
a plurality of device layers disposed between said p 
contact and said n contact including, in order from said 
p contact to said n contact, a primary well, a separator 
layer, a decoupler layer, a multiplication layer, a charge 
sheet, a graded layer, an absorption layer, a buffer layer, 
and a substrate; 
wherein said multiplication layer has a volume of charge 
less than that of said decoupler layer and said decoupler 
layer has a volume of charge less than that of said 
charge sheet, such that said multiplication layer will 
deplete before said decoupler layer and said decoupler 
layer will deplete before said charge sheet when a 
negative bias is applied to said avalanche photodiode. 
can be made without departing from the spirit and scope of 40 
the invention as set forth in the following claims. 
12. The avalanche photodiode of claim 11, wherein said 
multiplication layer has a dopant concentration less than that 
of said decoupler layer and said decoupler layer has a dopant 
45 concentration less than that of said charge sheet. 
What is claimed is: 
1. An avalanche photodiode having edge breakdown 
suppression, comprising: 
a p contact and an n contact; and 13. The avalanche photodiode of claim 11, wherein said 
multiplication layer, said separator layer, said absorption 
layer, and said buffer layer each has a dopant concentration 
that is substantially equal in magnitude. 
a plurality of device layers disposed between said p 
contact and said n contact including, in order from said 
p contact to said n contact, a primary well, a decoupler 
layer, a multiplication layer, a charge sheet, an absorp-
tion layer, and a substrate; 
wherein said multiplication layer has a volume of charge 
less than that of said decoupler layer and said decoupler 
layer has a volume of charge less than that of said 
charge sheet, such that said multiplication layer will 
deplete before said decoupler layer and said decoupler 
layer will deplete before said charge sheet when a 
negative bias is applied to said avalanche photodiode. 
2. The avalanche photodiode of claim 1, wherein said 
multiplication layer has a dopant concentration less than that 
50 14. The avalanche photodiode of claim 11, wherein said 
graded layer has a dopant concentration that is larger than 
that of said multiplication layer but less than that of said 
decoupler layer. 
15. The avalanche photodiode of claim 11, wherein said 
55 avalanche photodiode is an InGaAs-InP photodiode. 
16. The avalanche photodiode of claim 11, further includ-
ing at least one channel stop which segregated said ava-
lanche photodiode. 
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